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In this work we present for the ﬁrst time correlation of lateral uniaxial tensile strain and I–V character-
istics of GAA Si NW n-MOSFET, all measured on the same device. Micro-Raman spectroscopy is employed
for direct strain measurement on devices to exploit the main sources of process-induced strain, found to
be accumulation of mechanical potential energy in the Si NWs during local oxidation and releasing it in
the form of local lateral uniaxial tensile stress in the Si NW by out-of-plane mechanical buckling as well
as lateral in-plane elongation during stripping the hard mask and the grown oxide.
A triangular GAA Si NW with 0.6 GPa peak of lateral uniaxial tensile stress, fabricated using this bulk
top-down technology, exhibits promising improvements e.g. of the normalized drain current (ID=Weff )
up to 38%, of the transconductance (gm=Weff ) up to 50%, of the low ﬁeld mobility by 53% with a peak
of 64% in the peak stress region, compared to a reference device. The mobility extraction originally takes
into account the measured strain proﬁle in the channel.
 2009 Elsevier B.V. All rights reserved.1. Introduction lenging and until now, only three techniques have been reportedStrain engineering has been used for the 90 nm technology
node and beyond to enhance the device performance during
aggressive CMOS downscaling. It has been shown that uniaxial
compressive and uniaxial tensile stresses along the h110i channel
orientation with (100) channel surface are the most helpful stres-
ses to provide higher mobility of carriers in pMOS and nMOS de-
vices, respectively [1]. For planar devices, several local strain
engineering techniques e.g. embedded epitaxial ﬁlms in the S/D,
CESL and stress memorization technique (SMT) have been used
to induce uniaxial tensile or compressive stress along the channel
[1,2]. However, scalability of the local stressor technologies parallel
to the scalability of the channel is an issue.
Due to having the best possible electrostatistics in multi-gate
devices e.g. Fin-FET and gate-all-around (GAA) devices and there-
fore, improved subthreshold slope, immunity to the issues regard-
ing short channel effect and optimized power consumption, these
architectures have represented a better scalability than planar bulk
and SOI devices and therefore, are the promising candidates during
aggressive CMOS downscaling. To solve the issues regarding degra-
dation of carrier mobility for ultra-thin-body devices because of
quantum mechanical conﬁnement [3] and increased surface
roughness scattering, strain engineering should be reconsidered.
Including strain in the channel of multi-gate devices is a bit chal-ll rights reserved.
: +41 21 693 3640.
. Najmzadeh).to make a GAA uniaxially tensile strained architecture from three
dimensional suspended channels: OIS (oxidation-induced strain)
[4,5] and metal gate strain [6] as local strain engineering tech-
niques and ﬁnally, suspending the strained Si NWs from a strained
substrate (SSDOI wafer) [7] as a global strain engineering tech-
nique. In this work, we focus on OIS only to prepare suspended
uniaxially tensile strained Si NWs from bulk Si using local oxida-
tion and hard mask/spacer technology to ﬁnally make GAA
strained devices.2. Built-in tensile stress analysis in Si NW during process to
make GAA suspended uniaxially tensile strained Si NW n-
MOSFET
The process ﬂow to make 100 nm wide suspended uniaxially
tensile strained triangular Si NWs with h110i direction from a
(100) bulk Si wafer is described in details in an earlier work [5].
Fig. 1 represents the summary of this process to ﬁnally make a
GAA n-MOSFET architecture together with the evolution of built-
in stress during the important steps while Fig. 2 represents the ac-
tual suspended Si NWs after each step.
About zero initial biaxial strain value (ei) was found in the at-
tached Si NWs to the substrate (a Si rib). Suspending the Si NW
using isotropic dry Si etching temporarily induces a huge amount
of tensile strain (eSi—HM) up to 2.6% by in-plane lateral elongation
as well as possible out-of-plane buckling perhaps due to relax-
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Fig. 1. Built-in Strain analysis during the process ﬂow to make GAA uniaxially
tensile strained Si NW n-MOSFET from bulk Si. The black arrows represent tensile
stress in Si. The red arrows represent restrictions on out-of-plane mechanical
buckling because of tensile hard mask. The blue arrow represents upward vertical
forces because of the grown ring of oxide under the Si NW. (For interpretation of the
references to colour in this ﬁgure legend, the reader is referred to the web version of
this article.)
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Fig. 3. Variation of tensile stress level (the peak of stress along Si NWs) vs. wire
length) after wet oxidation at 850 C (1) and after stripping the hard mask and the
grown oxide (2). To get highly strained Si NWs after the stripping step, the
oxidation should be performed below TgðSiO2Þ ¼ 960 C [5].
1562 M. Najmzadeh et al. /Microelectronic Engineering 87 (2010) 1561–1565ations of tensile stress in the Si3N4 hard mask across the Si NW as
well as on the pads close to the anchor parts. Heating up the wafer
to reach the oxidation temperature diminishes a signiﬁcant
amount of this temporary strain by a factor (a > 1) due to visco-
elastic relaxation of stress in the thin ﬁlm layers of the hard mask
at high temperature as well as geometrical reconﬁguration of the Si
NW during oxidation. Thermal oxidation at high temperature in-
duces a biaxial tensile stress into the Si NW, called growth strain
(eg), due to lattice expansion during oxidation. The increase in
the level of tensile strain will be continued during cooling down
the wafer to room temperature due to mismatch on thermal
expansion coefﬁcient of Si and SiO2. The corresponding induced
biaxial tensile strain to the Si NW is called thermal strain (eth). A
small accumulation of tensile strain in suspended Si nano-beams,
called eOIS—SF, is also reported in Ref. [8] due to possible injection
of self-interstitial Si atoms during oxidation to the oxidation front.
However, as reported in Ref. [9], this strain value cannot exceed
0.012% after consumption of e.g. 90% of the thickness of 50 lm
long Si beams. Therefore, the nominal value of tensile strain in
the Si NW after the oxidation step can be calculated by:
exx þ eyy ¼ ei þ eSi—HMa þ bðeg þ ethÞ þ eOIS—SF ð1ÞFig. 2. SEM pictures of comparable three parallel suspended 20 lm long Si NWs on thre
(left), after oxidation (middle) and after the stripping step (right), representing reproduci
different wafers.The grown ring of oxide under the Si NW (see Fig. 1) may also help
to induce more lateral uniaxial tensile strain than expected to the Si
NW due to the upward vertical forces during oxidation and during
cooling down causing consideration of a b factor (bP 1).
According to Ref. [5], actual strain measurements on the Si NWs
with the tensile hard mask on top after the oxidation step repre-
sent saturation of the tensile strain to about 0.5–0.6% because of
restriction on mechanical displacement of the Si NW due to dou-
bly-clamped design (restriction on lateral in-plane elongation)
and the tensile hard mask (restriction on out-of-plane displace-
ment) causing storage of mechanical potential energy in the Si
NW during the oxidation step. During stripping the hard mask
and the grown oxide, the sources of strain because of hard mask,
growth and thermal strain disappear [5] but the Si NW elongates
more to release the stored mechanical potential energy causing
an increase by 3–5 factor in the strain level of the Si NW (for
850 C oxidation temperature; see Fig. 3 for details). At this stage,
the lateral uniaxial tensile strain in the Si NW can be calculated
by:
exx  exx þ eyy ¼ ei þ eOIS—SF þ eOIS-pot ð2Þ
where eOIS-pot represents the increase in strain during the stripping
step because of the stored mechanical potential energy during
oxidation.
After this stage, we believe that the possible further change in
the strain level of the Si NW after the further thin ﬁlm deposition
and etching steps (e.g. LTO, poly-Si) can be on the order of the pos-
sible errors due to the process variation fromwire to wire and from
run to run and also negligible in comparison to 2.6 GPa stress peak,
obtained after the stripping step. Similar thermal properties of
poly-Si gate and Si NW also can avoid accumulation of thermal
stress during or after gate stack deposition.e wafers after different process steps: a tensile hard mask on top before oxidation
bility and controllability of the local strain technique on a single wafer as well as on
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A micro-Raman spectroscopy setup with 0.2 cm1 nominal res-
olution was employed to directly measure stress along and across
the Si NWs at 20 C by 43.5 MPa nominal stress resolution. A laser
beam with 514.5 nm wavelength was focused on the Si NW and
due to having a penetration depth (762 nm) higher than the thick-
ness of the Si NW (100 nm), two peaks from both non-strained
bulk Si and strained Si NW were detectable in the Raman spectra.
A ﬁtting procedure with 0.07 cm1 nominal resolution (corre-
sponding to 15 MPa stress resolution) was used to extract the place
of the two peaks in the spectra and ﬁnally, the shift in the wave-
number (Dx) was translated to tensile stress by:
rxx þ ryy ½GPa ¼ Dx ½cm
1
4:596
ð3Þ
Line scanning along and across the Si NWs as well as area mapping
was used to ﬁnd out the peak of stress along each Si NW after each
process step and ﬁnally, provide comparable inputs for further
built-in stress analysis.
4. Electrical characterization of GAA suspended uniaxially
tensile strained Si NW n-MOSFET
Similar strained Si NWs, fabricated earlier from low doped
6 1016 cm3 p-type bulk Si using the same process with oxida-
tion at 1000 C, were used for micro-Raman and electrical charac-
terizations after isolation, gate stack growth/deposition (SiO2/poly-
Si), implantation and metallization steps. The electrical character-
ization was carried out at room temperature by wafer probe test-Fig. 4. SEM picture of a GAA Si NW n-MOSFET (left); cross-section
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Fig. 5. Stress proﬁle along the 5 lm long Si NW presented in Fig. 4 after the gate
stack deposition step.ing using a Microtech Cascade probe station and an HP 4155B
Semiconductor Parameter Analyzer.
Fig. 6 represents normalized transfer and transconductance
characteristics of the bended device in Fig. 4 with the stress proﬁle
in Fig. 5, versus a non-bended one. According to the ﬁgure, the
enhancements in normalized ID and normalized transconductance
are up to 38% and 50%, respectively. As it is shown in Fig. 6, the
both enhancements decrease by increasing overdrive voltage
(VGS  VT). It is worth mentioning that the observed 0.19 V down-
shift in the threshold voltage of the strained device is due to the
strain-induced change in the electron afﬁnity, band gap and va-
lence band density of states of the Si channel [10].
The extracted low ﬁeld mobility using ID=
ﬃﬃﬃﬃﬃﬃ
gm
p
method [11,12]
represents 53% enhancement in average electron mobility, for the
strained device in comparison to the non-strained one. Due to hav-
ing one (100) face and two slanted non-well deﬁned faces in the
triangular GAA Si NW n-MOSFET and by considering the fact that
the highest possible electron mobility enhancement belongs to
(100) surface n-MOSFET under h110i uniaxial tensile strain [1],
the highest possible local electron mobility enhancement due to
strain in the triangular GAA structure is calculated using the actual
strain proﬁle, directly measured using micro-Raman spectroscopy
through the gate stack, in Fig. 5 and an experimental curve includ-
ing electron mobility enhancement factor for (100) surface n-
MOSFET vs. h110i uniaxial tensile strain in [13], representing a
peak of 54% enhancement in nominal local electron mobility, and
afterward, plotted in Fig. 7 (curve B). However, the experimental
electron mobility of the suspended architecture represents even
10% more than the average of our highest possible local mobility
enhancement expectation due to uniaxial tensile strain becauseof the GAA triangular wire close to one of its anchors (right).
Fig. 6. Transfer and transconductance characteristics of strained and non-strained
5 lm long Si NW devices at VDS ¼ 50 mV (the smaller Weff corresponds to the
strained device). For the strained device: VT ¼ 0:0384 V, SS = 64 mV/dec; for the
non-strained device: VT ¼ þ0:1525 V, SS = 66 mV/dec.
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Fig. 7. Local mobility enhancement along the channel: Tri-gate non-strained Si NW
(A); effect of local tensile strain on local mobility (nominal) (B); actual local
mobility along the suspended channel (C); average of nominal local mobility along
the channel (D); found experimental mobility in the GAA suspended Si NW n-
MOSFET (E).
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Fig. 9. Device implementation with short channel length centered on the Si NW
region with a peak of e.g. 2.6 GPa lateral uniaxial tensile stress.
1564 M. Najmzadeh et al. /Microelectronic Engineering 87 (2010) 1561–1565of local volume inversion and corner effect [14], possible higher
electron mobility enhancement factor than expected due to having
a lower doping level in our wafer in comparison to the used doping
level in [13], possible cross-section variation along the channel and
parallel operation of a parasitic MOSFET via the bulk [15]. Finally,
by considering the positive contribution of all the mentioned elec-
tron mobility boosters together for the suspended architecture, the
actual local electron mobility along the channel of the suspended Si
NW is plotted in Fig. 7 showing a peak of 64% mobility enhance-
ment (curve C) in comparison to the non-strained device.
5. Discussion
The shorter wires fabricated from this bulk top-down platform
are thicker because of the pattern dependency of the isotropic Si
etching process and therefore, less strained due to their higher crit-
ical load for buckling. To scale down this local stressor technique,
the isotropic Si etching step, used to suspend the wires from bulk,
should be prolonged to thin down the shorter wires to e.g. 300 nm
before the oxidation step to ﬁnally get e.g. 50 nm thick Si NW afterFig. 8. The Si NWs with strain peaks represented in Fig. 3 after the stripping step (up); th
the same oxidation and stripping steps (bottom). After this prolongation, the shorter
technique. However, the longer wires were consumed completely during the etching an
wafer.the sacriﬁcial oxidation step. This solution offers strained Si NWs
with shorter lengths but less variation in the wire length is possible
on a wafer due to consuming all the longer Si NWs in the Si etching
and the sacriﬁcial oxidation steps (see Fig. 8).
The suspended uniaxially tensile strained Si NWs can be also
fabricated using a SOI top-down Si NW platform to immune
against the pattern dependency of the process. In this platform,
due to deﬁning the ﬁrst wire shapes by e-beam lithography but
not spacer technology/isotropic Si etching, the initial thickness
and the width of the wires before the oxidation step are indepen-
dent of the wire length. In this case, performing a short sacriﬁcial
oxidation can accumulate mechanical potential energy to the Si
NWs that can be released in a stripping step. Simple calculations
show that the critical load for buckling of a 2 lm long and 10 nm
thick Si NW fabricated from the SOI platform is the same as a
20 lm long and 100 nm thick Si NW fabricated from the bulk plat-
form with e.g. 2.6 GPa peak of tensile stress and perhaps, a similar
stress peak can be obtained in the new Si NW (rcr ¼ p23  E  tL
 2 [9];
E: Young’s modulus; t: thickness; L: length). However, several
parameters e.g. percentage of oxidation of the Si NW, oxidation
conditions, etc. also inﬂuence the value of the stored mechanical
potential energy and therefore, should be taken into account as
the parameters that can even optimize the ﬁnal strain value in
the Si NW after the stripping step.
Another approach to make scaled devices is making a short de-
vice only at the strain peak region of the Si NW using LTO to isolate
the substrate, open up only the middle part of the wire and ﬁnally,
gate stack deposition, implantation and metallization (see Fig. 9).e Si NWs after about 25% prolongation of the isotropic Si etching step and afterward
wires are buckled more, validating the scalability potential of the local oxidation
d oxidation steps and therefore, less variation in wire length is possible on a single
M. Najmzadeh et al. /Microelectronic Engineering 87 (2010) 1561–1565 15656. Conclusion
Local oxidation accompanied by hard mask technology was
used as a local stressor technology to induce local lateral uniaxial
tensile stress up to 2.6 GPa to the suspended Si NWs, fabricated
using a bulk top-down Si NW platform. The strained Si NWs were
processed further to provide GAA uniaxially tensile strained de-
vices. Two strained and non-strained Si NWs were electrically
characterized and the actual strain proﬁle, measured directly on
the electrically characterized GAA Si NW via poly-Si using micro-
Raman spectroscopy, was used to extract local mobility enhance-
ment along the channel.
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